書目識別號
585250
書目型態
西文機讀編目格式-圖書(USMARC Bibliographic Format-Book)
書目參考 URL
http://dx.doi.org/10.1007/978-3-319-07139-8
欄號/指標/分欄資料
035 $a978-3-319-07139-8 003 DE-He213 005 20150520164028.0 006 m d 007 cr nn 008maaau 020 $a9783319071398 (electronic bk.) 020 $a9783319071381 (paper) 0247 $a10.1007/978-3-319-07139-8$2doi 040 $aGP$cGP 0410 $aeng 050 4$aTK7885.7 072 7$aTJFC$2bicssc 072 7$aTEC008010$2bisacsh 08204$a621.392$223 090 $aTK7885.7$b.S968 2015 24500$aSVA$h[electronic resource] :$bThe Power of Assertions in SystemVerilog /$cby Eduard Cerny ... [et al.]. 250 $a2nd ed. 260 $aCham :$bSpringer International Publishing :$bImprint: Springer,$c2015. 300 $axix, 590 p. :$bill., digital ;$c24 cm. 5050 $aPart I. Opening -- Introduction -- System Verilog Language Overview -- System Verilog Simulation Semantics -- Part II. Basic Assertions -- Assertion Statements -- Basic Properties -- Basic Sequences -- Assertion System Functions and Tasks -- Part III. Metalanguage Constructs -- Let, Sequence and Property Declarations; Inference -- Checkers -- Part IV. Advanced Assertions -- Advanced Properties -- Advanced Sequences -- Clocks -- Resets -- Procedural Concurrent Assertions -- An Apology for Local Variables -- Mechanics of Local Variables -- Recursive Properties -- Coverage -- Debugging Assertions and Efficiency Considerations -- Part V. Formal Verification -- Introduction to Assertion-Based Formal Verification -- Formal Verification and Models -- Formal Semantics -- Part VI. Advanced Checkers -- Checkers in Formal Verification -- Checker Libraries -- Appendix -- References. 520 $aThis book is a comprehensive guide to assertion-based verification of hardware designs using SystemVerilog Assertions (SVA) It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection, and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader SystemVerilog language, demonstrating the ways that assertions can interact with other SystemVerilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012 SystemVerilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists, and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students. Provides a comprehensive guide to assertion-based verification with SystemVerilog Assertions (SVA); Includes step-by-step examples of how SVA can be used to construct powerful and reusable sets of properties. Covers the entire SVA language with all the recent enhancements of the IEEE 1800-2012 SystemVerilog standard. 650 0$aSystemVerilog (Computer hardware description language) 65014$aEngineering. 65024$aCircuits and Systems. 65024$aProcessor Architectures. 65024$aElectronic Circuits and Devices. 7001 $aCerny, Eduard. 7102 $aSpringerLink (Online service) 7730 $tSpringer eBooks 85640$uhttp://dx.doi.org/10.1007/978-3-319-07139-8$zTCU e-book 950 $aEngineering (Springer-11647) 095 $pES$dTK7885.7
|
系統首頁
|
慈濟志業體圖書館館藏查詢系統(Library Catalog)
|
個人資料查詢(View Your Record)
|
新書通報(New Book Arrival)
|
指定參考書查詢(Course Reserves)
|
讀者意見(Suggestion)
|
|
讀者回覆(Reply)
|
推薦書刊(Purchase Request)
|
分類號查詢(Search By Classification Number)
|